• Home
  • WMED 2026
    • Call For Papers
    • Technical Program
  • Sponsorship
    • Call for Sponsors
    • Sponsors
  • Registration
  • About WMED
    • 2026 Organizing Committee
  • More
    • Home
    • WMED 2026
      • Call For Papers
      • Technical Program
    • Sponsorship
      • Call for Sponsors
      • Sponsors
    • Registration
    • About WMED
      • 2026 Organizing Committee
  • Sign In
  • Create Account

  • My Account
  • Signed in as:

  • filler@godaddy.com


  • My Account
  • Sign out


Signed in as:

filler@godaddy.com

  • Home
  • WMED 2026
    • Call For Papers
    • Technical Program
  • Sponsorship
    • Call for Sponsors
    • Sponsors
  • Registration
  • About WMED
    • 2026 Organizing Committee

Account


  • My Account
  • Sign out


  • Sign In
  • My Account

Keynotes

Talk Title is Coming Soon

Presenter: Shigeru Shiratake, Senior Vice President, DRAM Technology & Products at Micron 

Bio: Shigeru Shiratake is the Senior Vice President of the DRAM Technology and Product Development organization. Shiratake joined Micron in 2013 as the Section Director of the DRAM process integration organization. Prior to joining Micron, Shiratake was an executive of Elpida Memory (acquired by Micron in 2013) between 2005 – 2013, leading several DRAM programs. Shiratake experience spans 38 years in the memory technology sector and includes additional leadership positions with Renesas Technology Inc. and Mitsubishi Electric Corp. Shiratake is a published author of many technical papers, holding dozens of patents pertaining to semiconductor technology. Shiratake holds a Master of Science in Electronic Engineering from Yamaguchi University, Japan.

AI Influence on Future High Performance Computer Architectures

Presenter: David Nellans, Senior Director, Architecture Research, NVIDIA

Tutorial

Machine Learning-Based Interface Design for Equalization-Less (or Minimal-Equalization) Channel Compensation

Presenter: Tejasvi Anand, Associate Professor, Oregon State University

Bio: Tejasvi Anand received his Ph.D. in electrical engineering from the University of Illinois at Urbana-Champaign, IL, USA in 2015, and M.Tech. (distinction) in electronics design and technology from the Indian Institute of Science, Bangalore, India, in 2008. From 2008 to 2010, he worked as an analog design engineer at Cosmic Circuits (now Cadence), Bangalore. His research focuses on wireline communication, frequency synthesizers and sensors with an emphasis on energy efficiency. Anand is a recipient of 2014-15 IEEE Solid-State Circuits Society Predoctoral Achievement Award, the 2015 Broadcom Foundation University Research Competition Award (BFURC), the 2015 M. E. Van Valkenburg Graduate Research Award from the University of Illinois, the 2013 Analog Devices Outstanding Student Designer Award, and the 2009 CEDT Design (Gold) Medal from the Indian Institute of Science, Bangalore, India.

Invited Talks

Automated Design and Synthesis of High-Performance Analog and Mixed-Signal Integrated Circuits

Presenter: Mohamed Elamien, Assistant Professor, McMaster Unviersity

Manager, Micro- and Nano-Systems Laboratory

Associate Editor, International Journal of Circuit Theory & Applications, Wiley

Scaling 2D CMOS: From Transistors to 3D Integrated Systems

Presenter: Saptarshi Das, Ackley Professor of Engineering and MRI Fellow, The Pennsylvania State University

Abstract: Two-dimensional (2D) semiconductors provide a powerful platform for pushing transistor scaling beyond the limits of conventional CMOS while opening new pathways for integration. In this talk, I will highlight recent advances in scaling 2D field-effect transistors, with particular emphasis on achieving high-performance p-type devices to enable true CMOS operation and their implementation in functional logic circuits. I will then highlight the progress in monolithic and heterogeneous 3D integration, including three-tier 2D FETs, 3D CMOS, 3D heterogeneous platforms for near-sensor computing, self-powered 3D systems with integrated silicon photovoltaics, and 3D SRAM architectures. Finally, I will briefly discuss additional functional uses of 2D materials, including on-chip thermometry and their role as robust hard masks for advanced patterning. Together, these advances illustrate the transition of 2D materials from scaled transistors to fully integrated 3D electronic systems.

Bio: Dr. Das received his B.Eng. degree (2007) in Electronics and Telecommunication Engineering from Jadavpur University, India, and Ph.D. degree (2013) in Electrical and Computer Engineering from Purdue University. He was a Postdoctoral Research Scholar (2013-2015) and Assistant Research Scientist (2015-2016) at Argonne National Laboratory (ANL). Dr. Das joined the Department of Engineering Science and Mechanics (ESM) at Penn State University in January 2016. Dr. Das was the recipient of the Young Investigator Award from the United States Air Force Office of Scientific Research in 2017 and the National Science Foundation (NSF) CAREER award in 2021. Das Research Group at Penn State leads a new multidisciplinary area of science, namely biomimetic sensing, neuromorphic computing, and hardware security inspired by natural designs found in the animal world that allow evolutionary success in resource-constrained environments.

Talk Title is Coming Soon (related to hardware security)

Presenter: Tamara Schmitz, Director of Product Security, Micron Technology

Talk Title is Coming Soon (related to advanced photolithography)

Presenter: Michael Lercel, Senior Director, Strategic Marketing, ASML




This website uses cookies.

We use cookies to analyze website traffic and optimize your website experience. By accepting our use of cookies, your data will be aggregated with all other user data.

Accept